Write Verilog Code for Generate clock With 256 Hz.

  

//generate 256HZ signal with 50 %duty cycle

 

`timescale 1ms/1us

 

module c_256hz();

 

reg clk;

 

initial

begin

    clk=1;

end

 

always@(clk)

begin

    #1.953125 clk=0;

    #1.953125 clk=1;

end

 

initial

$monitor("%d",clk);

 

endmodule

Post Your doubt in mail.👇👇👇

  E-Mail:-denilvaghasiya17@gmail.com